1, Introduction
In recent years, metal-oxide-nitride-oxide-silicon (MONOS) chargetrapping flash memory has attracted a lot of attention due to its advantages of low operating voltage, feasibility of scaling, and simple fabrication process. The basic challenge of the charge-trapping flash memory is how to achieve a tradeoff between program/erase (P/E) efficiency and data retention [1] . The variable oxide thickness (VARIOT) concept [2] , consisting of at least two dielectric layers with different dielectric constants κ (i.e., low-κ/high-κ stack), is a promising solution for the compromise due to the enhanced sensitivity of tunneling current to electric field. Over the past years, Si 3 N 4 , Al 2 O 3 , HfO 2 , HfAlO, and Ti-silicate have been investigated as the high-κ material in the SiO 2 /high-κ stack [3] [4] [5] [6] [7] , and improvements in the relevant memory performances have been demonstrated by using the low-κ/high-κ stack as dual tunnel layer (DTL). On the other hand, nitrogen incorporation in high-κ dielectric films can results in beneficial characteristics, including excellent resistance to interdiffusion of elements between different layers, improved thermodynamic stability, and enhanced immunity to damage induced by high-field stress [8, 9] , all of which are highly desirable for the tunneling-barrier engineering applications. However, a combination of the VARIOT concept with the nitrided high-κ oxide film was rarely reported.
With a high dielectric constant (κ ~ 22) and good thermodynamic stability on SiO 2 , the low-trap-density HfON is believed to be a promising candidate for the barrier-engineered tunnel dielectric in NAND flash memory applications [10] [11] [12] . In addition, TaON was also proposed to replace the conventional SiO 2 due to its high dielectric constant (κ ~ 34) as well as good thermal stability [13, 14] , and its small conduction/valence-band offsets to the Si substrate makes it very beneficial for electrons/holes tunneling through the barrier and thus improving P/E performance of the memory devices [15, 16] . Therefore The lower loss rate of memory window for the TaON sample (5.7%) than the HfON sample (6.3%) could be attributed to the better interface quality of the former, as confirmed in Fig. 1 . Besides, the memory-window narrowing of the two devices is not severe, but the flatband voltage presents negative shift for both program and erase states. The negative V FB shift for the erase state implies that some holes are probably trapped at/near the CSL/TaON (or HfON) interface during the P/E cycling, and the almost unchanged memory window indicates that the amount of electrons captured from the programming tunneling current basically remains the same [19] . layer and thus slightly larger bending of energy band occurs during retention (see Fig. 7 ), which can further enhance the discharge of electrons from the CSL. However, in view of the large memory window, high P/E speeds and good endurance property, the stacked dielectric of TaON/SiO 2 is still a good choice for the DTL application. 
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